• EN
  • FR
CEA Careers website: All vacancies
CEA

Follow us

  •  

  • Home
  • Submit speculative application
  • Searches, alerts
  • CDI/CDD offers open to CEA work-study students
  • Our Thesis subjects
  • A question ? Check our FAQ
 

Log in Candidate area

I already have a candidate area

Log in to candidate area




Forgotten password?

Register Create candidate area

You don’t have a candidate area. Click here to create one.

 

You are here :  Home  ›  Vacancy list  ›  Vacancy details

Selection: 0 vacancy(s)
CEA Careers website: All vacancies
CEA

Follow us

  •  

Menu Careers website CEA

  • Home
  • Submit speculative application
  • Searches, alerts
  • CDI/CDD offers open to CEA work-study students
  • Our Thesis subjects
  • A question ? Check our FAQ
Pause
Read
CEA vacancy search engine
View all vacancies
RSS and other feeds
Information

Acceleration of countermeasures against side-channel attacks for post-quantum cryptography

  • Send this vacancy to a friend
  • Print details (new window)
  •  


Vacancy details

General information

CEA (logo)

Organisation

The French Alternative Energies and Atomic Energy Commission (CEA) is a key player in research, development and innovation in four main areas :
• defence and security,
• nuclear energy (fission and fusion),
• technological research for industry,
• fundamental research in the physical sciences and life sciences.

Drawing on its widely acknowledged expertise, and thanks to its 16000 technicians, engineers, researchers and staff, the CEA actively participates in collaborative projects with a large number of academic and industrial partners.

The CEA is established in ten centers spread throughout France
  

Reference

2026-42215  

Description de l'unité

By joining us, you will help drive the development of key cybersecurity technologies for embedded systems and the Internet of Things.

Position description

Category

Mathematics, information, scientific, software

Contract

Internship

Job title

Acceleration of countermeasures against side-channel attacks for post-quantum cryptography

Subject

Securing post-quantum cryptography implementations against side-channel attacks requires costly countermeasures, notably masking. This internship aims to implement hardware accelerators on FPGAs based on recent innovations to improve the execution speed of masked implementations.

Contract duration (months)

6 months

Job description

Context

This internship aims at implementing hardware accelerators to accelerate masking countermeasures against side-channel attacks, for post-quantum cryptography implementations.

 

Side-channel attacks

Side-channel attacks consist in recovering executed instructions or data manipulated by a processor by analysing the processor's power consumption or electromagnetic emissions. Defending against these attacks is crucial as they are very efficient to find cryptographic keys.

 

Masking countermeasures, and their application to post-quantum cryptography

Masking is a commonly used defence technique that involves encoding the encryption key by mixing it with random numbers. Exclusive OR operations (Boolean masking) or addition (arithmetic masking) are commonly used to perform this mixing. The encryption algorithm is then carried out using the encoded data. The application of masking to post-quantum algorithm implementations is the subject of active research in the state of the art, particularly with a view to improving performance. A combined use of Boolean and arithmetic masking is sometimes necessary, leading in particular to computationally expensive conversions between these two types of masking.

 

Intership objectives

During the internship, the candidate will implement new hardware accelerators for masking on FPGAs and compare them in terms of security, area and latency with existing accelerators. These new accelerators will target features commonly used to secure post-quantum cryptography implementations, such as masking conversions.

 

Work Environment

This internship will take place in Grenoble, at the CEA-LIST institute. The student will join a multidisciplinary team comprising experts in embedded systems, cyber-security for the Internet of Things, and hardware design.

Methods / Means

FPGA, assembly

Applicant Profile

What are we looking for?

You are pursuing a Master’s degree in software or hardware engineering. You have at least basic understanding of software programming and FPGA programming, and are interested in the field of IT security. Knowledge of side-channel attacks and assembly language programming is an advantage, though not essential.

Still not sure? Here’s what we offer:

  • The opportunity to work within a world-renowned organisation in the field of scientific research,
  • A unique environment dedicated to ambitious projects addressing today’s major societal challenges,
  • An experience at the cutting edge of innovation, with strong potential for industrial development,
  • Exceptional experimental facilities and high-quality supervision,
  • Genuine career opportunities following your placement
  • Working in the heart of the Grenoble metropolitan area, easily accessible via the sustainable transport options promoted by the CEA,
  • An 85 per cent contribution towards public transport costs,
  • A recognised work-life balance,
  • A staff canteen,
  • A diversity and inclusion policy,

In line with the CEA’s commitments to the inclusion of people with disabilities, this vacancy is open to all. The CEA offers adjustments and/or organisational arrangements to facilitate the inclusion of employees with disabilities.

Position location

Site

Grenoble

Job location

France, Auvergne-Rhône-Alpes, Isère (38)

Location

Grenoble

Candidate criteria

Languages

English (Intermediate)

Prepared diploma

Bac+5 - Master of Science

PhD opportunity

Oui

Requester

Position start date

01/03/2027


Other vacancies

You may be interested in these vacancies

Stage - Bac+4/+5 - Méthode de maillage adaptatif pour un algorithme de transport Monte Carlo - H/F

Add this vacancy to selection: Stage - Bac+4/+5 - Méthode de maillage adaptatif pour un algorithme de transport Monte Carlo - H/F (2026-41603-S2207)
  • Ref. : 2026-41603-S2207
  • Internship
  • Essonne (91)
  • Bruyères-le-Châtel

Stage - Bac+5 - Méthodes MCDA pour le stockage H/F

Add this vacancy to selection: Stage - Bac+5 - Méthodes MCDA pour le stockage H/F (2026-41983)
  • Ref. : 2026-41983
  • Internship
  • Savoie (73)
  • LE BOURGET DU LAC

Stage de fin d'études (Ecole d'Ingénieurs / Master 2) H/F

Add this vacancy to selection: Stage de fin d'études (Ecole d'Ingénieurs / Master 2) H/F (2026-41369)
  • Ref. : 2026-41369
  • Internship
  • Grenoble
  • Legal notices
  • Cookies
  • Configure your cookies
  • Accessibility: partial compliance
  • Sitemap
Go to top